



PSoC

PSoC[®] 4

ARM[®] Cortex™-M0+ CPU
 PSoC 4100S
 PSoC 4100S
 PSoC 4
 CapSense
 PSoC 4

32 MCU

- 48 MHz ARM Cortex-M0+ CPU
- 64 KB
- SRAM 8 KB
- ADC
- 12 1 Msps SAR ADC
- 10 ADC
- DAC IDAC
- Boolean
- 1.71 V ~ 5.5 V
- 2.5 μA
- CapSense Sigma-Delta CSD
SNR > 5:1
- SmartSense™

LCD

- GPIO LCD segment
- I²C SPI UART SCB
- 16 / / TCPWM
- Kill

36 GPIO


- 48 WLCSP TQFP 40 QFN 32 QFN 35
- GPIO CapSense

PSoC Creator

- IDE
- API
- ARM

.....	4	17
CPU	4	25
.....	4	28
.....	5	28
.....	5	31
GPIO	6	33
.....	6	34
.....	7	36
.....	9	38
.....	11	38
1 1.8 V 5.5 V	11	39
2 1.8 V ± 5%	11	40
.....	12	40
.....	12	40
.....	12	40
.....	12	40
.....	13	40
.....	13	40
.....	13	40
		PSoC [®]	40
		40
		40

1.



PSoC 4100S

ARM SWD DoC

PSoC Creator IDE PSoC 4100S PSoC 4100S PSoC

PSoC 4100S SWD 4100S

-
-
-

CPU

CPU

PSoC 4100S Cortex-M0+ CPU 32 MCU
 16 CPU Thumb-2
 8 WIC WIC NVIC

CPU PSoC 4100S SWD — JTAG 2

PSoC 4100S CPU 48 MHz 85% SRAM WS

SRAM 8 KB SRAM 48 MHz

SRAM

8 KB ROM

11 POR

PSoC 4100S 1.8 V ±5% 1.8 V 5.5 V

PSoC 4100S

SRAM CPU CPU



35 µs

PSoC 4100S

PSoC 4100S ILO 32 kHz IMO WCO

UART

2. PSoC 4100S MCU



HFCLK PSoC 4100S 8
 16

PSoC Creator

IMO

PSoC 4100S IMO

24 MHz IMO ±2% 4 MHz 24 MHz IMO 48 MHz

ILO

ILO 40 kHz WDT


ILO

IMO

WCO

PSoC 4100S 32 kHz

ILO



GPIO

PSoC 4000S 36 GPIO GPIO

■

PSoC 4100S 48 TQFP 40 QFN 32 QFN 36 CSP
GPIO

1.

48-TQFP		40-QFN		32-QFN		35-CSP	
28	P0.0	22	P0.0	17	P0.0	C3	P0.0
29	P0.1	23	P0.1	18	P0.1	A5	P0.1
30	P0.2	24	P0.2	19	P0.2	A4	P0.2
31	P0.3	25	P0.3	20	P0.3	A3	P0.3
32	P0.4	26	P0.4	21	P0.4	B3	P0.4
33	P0.5	27	P0.5	22	P0.5	A6	P0.5
34	P0.6	28	P0.6	23	P0.6	B4	P0.6
35	P0.7	29	P0.7	–	–	B5	P0.7
36	XRES	30	XRES	24	XRES	B6	XRES
37	VCCD	31	VCCD	25	VCCD	A7	VCCD
38	VSSD	DN	VSSD	26	VSSD	B7	VSS
39	VDDD	32	VDDD	–	–	C7	VDD
40	VDDA	33	VDDA	27	VDD	C7	VDD
41	VSSA	34	VSSA	28	VSSA	B7	VSS
42	P1.0	35	P1.0	29	P1.0	C4	P1.0
43	P1.1	36	P1.1	30	P1.1	C5	P1.1
44	P1.2	37	P1.2	31	P1.2	C6	P1.2
45	P1.3	38	P1.3	32	P1.3	D7	P1.3
46	P1.4	39	P1.4	–	–	D4	P1.4
47	P1.5	–	–	–	–	D5	P1.5
48	P1.6	–	–	–	–	D6	P1.6
1	P1.7/VREF	40	P1.7/VREF	1	P1.7/VREF	E7	P1.7/VREF
2	P2.0	1	P2.0	2	P2.0	–	–
3	P2.1	2	P2.1	3	P2.1	–	–
4	P2.2	3	P2.2	4	P2.2	D3	P2.2
5	P2.3	4	P2.3	5	P2.3	E4	P2.3
6	P2.4	5	P2.4			E5	P2.4
7	P2.5	6	P2.5	6	P2.5	E6	P2.5
8	P2.6	7	P2.6	7	P2.6	E3	P2.6
9	P2.7	8	P2.7	8	P2.7	E2	P2.7
10	VSSD	9	VSSD	–	–	–	–
12	P3.0	10	P3.0	9	P3.0	E1	P3.0
13	P3.1	11	P3.1	10	P3.1	D2	P3.1
14	P3.2	12	P3.2	11	P3.2	D1	P3.2
16	P3.3	13	P3.3	12	P3.3	C1	P3.3
17	P3.4	14	P3.4	–	–	C2	P3.4
18	P3.5	15	P3.5	–	–	–	–

1.

48-TQFP		40-QFN		32-QFN		35-CSP	
19	P3.6	16	P3.6	-	-	-	-
20	P3.7	17	P3.7	-	-	-	-
21	VDDD	-	-	-	-	-	-
22	P4.0	18	P4.0	13	P4.0	B1	P4.0
23	P4.1	19	P4.1	14	P4.1	B2	P4.1
24	P4.2	20	P4.2	15	P4.2	A2	P4.2
25	P4.3	21	P4.3	16	P4.3	A1	P4.3

48 TQFP

11 15 26 27

NC

VDDD

VDDA

VSSD VSSA


VCCD 1.8 V ± 5%

I/O LCD CapSense PRGIO Smart I/O

I		I/O	1	2	3	1	2
P0.0	lpcomp.in_p[0]	–	–	scb[2].uart_cts:0	tcpwm.tr_in[0]	scb[2].i2c_scl:0	scb[0].spi_select1:0
P0.1	lpcomp.in_n[0]	–	–	scb[2].uart_rts:0	tcpwm.tr_in[1]	scb[2].i2c_sda:0	scb[0].spi_select2:0
P0.2	lpcomp.in_p[1]	–	–	–	–	–	scb[0].spi_select3:0
P0.3	lpcomp.in_n[1]	–	–	–	–	–	scb[2].spi_select0
P0.4	wco.wco_in	–	–	scb[1].uart_rx:0	scb[2].uart_rx:0	scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	wco.wco_out	–	–	scb[1].uart_tx:0	scb[2].uart_tx:0	scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6	–	–	srss.ext_clk	scb[1].uart_cts:0	scb[2].uart_tx:1	–	scb[1].spi_clk:1
P0.7	–	–	tcpwm.line[0]:2	scb[1].uart_rts:0	–	–	scb[1].spi_select0:1
P1.0	ctb0_oa0+	–	tcpwm.line[2]:1	scb[0].uart_rx:1	–	scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1	ctb0_oa0-	–	tcpwm.line_compl[2]:1	scb[0].uart_tx:1	–	scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2	ctb0_oa0_out	–	tcpwm.line[3]:1	scb[0].uart_cts:1	tcpwm.tr_in[2]	scb[2].i2c_scl:1	scb[0].spi_clk:1
P1.3	ctb0_oa1_out	–	tcpwm.line_compl[3]:1	scb[0].uart_rts:1	tcpwm.tr_in[3]	scb[2].i2c_sda:1	scb[0].spi_select0:1
P1.4	ctb0_oa1-	–	–	–	–	–	scb[0].spi_select1:1
P1.5	ctb0_oa1+	–	–	–	–	–	scb[0].spi_select2:1
P1.6	ctb0_oa0+	–	–	–	–	–	scb[0].spi_select3:1
P1.7	ctb0_oa1+ sar_ext_vref0 sar_ext_vref1	–	–	–	–	–	scb[2].spi_clk
P2.0	sarmux[0]	prgio[0].io[0]	tcpwm.line[4]:0	csd.comp	tcpwm.tr_in[4]	scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1	sarmux[1]	prgio[0].io[1]	tcpwm.line_compl[4]:0	–	tcpwm.tr_in[5]	scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2	sarmux[2]	prgio[0].io[2]	–	–	–	–	scb[1].spi_clk:2

/							
P2.3	sarmux[3]	prgio[0].io[3]	-	-	-	-	scb[1].spi_select0:2
P2.4	sarmux[4]	prgio[0].io[4]	tcpwm.line[0]:1	-	-	-	scb[1].spi_select1:1
P2.5	sarmux[5]	prgio[0].io[5]	tcpwm.line_compl[0]:1	-	-	-	scb[1].spi_select2:1
P2.6	sarmux[6]	prgio[0].io[6]	tcpwm.line[1]:1	-	-	-	scb[1].spi_select3:1
P2.7	sarmux[7]	prgio[0].io[7]	tcpwm.line_compl[1]:1	-	-	lpcomp.comp[0]:1	scb[2].spi_mosi
P3.0	-	prgio[1].io[0]	tcpwm.line[0]:0	scb[1].uart_rx:1	-	scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1	-	prgio[1].io[1]	tcpwm.line_compl[0]:0	scb[1].uart_tx:1	-	scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2	-	prgio[1].io[2]	tcpwm.line[1]:0	scb[1].uart_cts:1	-	cpuss.swd_data	scb[1].spi_clk:0
P3.3	-	prgio[1].io[3]	tcpwm.line_compl[1]:0	scb[1].uart_rts:1	-	cpuss.swd_clk	scb[1].spi_select0:0
P3.4	-	prgio[1].io[4]	tcpwm.line[2]:0	-	tcpwm.tr_in[6]	-	scb[1].spi_select1:0
P3.5	-	prgio[1].io[5]	tcpwm.line_compl[2]:0	-	-	-	scb[1].spi_select2:0
P3.6	-	prgio[1].io[6]	tcpwm.line[3]:0	-	-	-	scb[1].spi_select3:0
P3.7	-	prgio[1].io[7]	tcpwm.line_compl[3]:0	-	-	lpcomp.comp[1]:1	scb[2].spi_miso
P4.0	csd.vref_ext	-	-	scb[0].uart_rx:0	-	scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	csd.cshieldpads	-	-	scb[0].uart_tx:0	-	scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd.cmodpad	-	-	scb[0].uart_cts:0	-	lpcomp.comp[0]:0	scb[0].spi_clk:0
P4.3	csd.csh_tank	-	-	scb[0].uart_rts:0	-	lpcomp.comp[1]:0	scb[0].spi_select0:0

±5% 1.71 1.89 V




1 1.8 V 5.5 V
 PSoC 4100S 1.8
 5.5 V 3.5 V 1.8 V
 PSoC 4100S
 V_{CCD} V_{CCD} 0.1 μF X5R
2 1.8 V ± 5%
 PSoC 4100S 1.71 V 1.89 V
 V_{DD} V_{CCD}
 V_{DDD} 1 μF 0.1 μF
 PCB

1 2 1.8 V 5.5 V 1.8 V

5. 1.8 V 5.5 V

Power supply bypass connections example



PSoC 4100S

TRM

www.cypress.com/psoc4

www.cypress.com/go/psoc4

PSoC 4100S

PSoC

PSoC

PSoC Creator

PSoC Creator

PSoC Creator

PSoC 4100S

PSoC

IC

PSoC Creator IDE

API

www.cypress.com/go/psoccreator

/

PSoC

PSoC

TRM

PSoC

PSoC

2. [1]

ID							I
SID1	V _{DDD_ABS}	V _{SS}	-0.5	-	6	V	-
SID2	V _{CCD_ABS}	V _{SS}	-0.5	-	1.95		-
SID3	V _{GPIO_ABS}	GPIO	-0.5	-	V _{DD} +0.5		-
SID4	I _{GPIO_ABS}	GPIO	-25	-	25	mA	-
SID5	I _{GPIO_injection}	GPIO V _{IH} > V _{DDD} V _{IL} < V _{SS}	-0.5	-	0.5		-
BID44	ESD_HBM	—	2200	-	-	V	-
BID45	ESD_CDM	—	500	-	-		-
BID46	LU		-140	-	140	mA	-

 $-40\text{ °C} \leq T_A \leq 85\text{ °C} \quad T_J \leq 100\text{ °C}$

1.71 V ~

5.5 V

3.
 $V_{DD} = 3.3\text{ V} \quad = 25\text{ °C}$

ID#							I
SID53	V _{DD}		1.8	-	5.5	V	
SID255	V _{DD}	V _{DDA} V _{CCD} = V _{DDD} =	1.71	-	1.89		
SID54	V _{CCD}		-	1.8	-		-
SID55	C _{EFC}		-	0.1	-	μF	X5R
SID56	C _{EXC}		-	1	-		X5R
V_{DD} = 1.8 V ~ 5.5 V 25 °C V_{DD} = 3.3 V							
SID10	I _{DD5}	6 MHz CPU	-	2	-	mA	-
SID16	I _{DD8}	24 MHz CPU	-	5.6	-		-
SID19	I _{DD11}	48 MHz CPU	-	10.4	-		-
V_{DDD} = 1.8 V ~ 5.5 V							
SID22	IDD17	i ² C WDT	-	1.1	-	mA	6 MHz
SID25	IDD20	i ² C WDT	-	3.1	-		12 MHz
V_{DDD} = 1.71 V ~ 1.89 V							

1. JEDEC JESD22-A103 —

150°C

3.

$V_{DD} = 3.3\text{ V}$ $= 25\text{ }^{\circ}\text{C}$

ID#								/
SID28	IDD23	I ² C	WDT	–	1.1	–	mA	6 MHz
SID28A	IDD23A	I ² C	WDT	–	3.1	–	mA	12 MHz
$V_{DD} = 1.8\text{ V} \sim 3.6\text{ V}$								
SID31	I _{DD26}	I ² C	WDT	–	2.5	–	μA	–
$V_{DD} = 3.6\text{ V} \sim 5.5\text{ V}$								
SID34	I _{DD29}	I ² C	WDT	–	2.5	–	μA	–
$V_{DD} = V_{CCD} = 1.71\text{ V} \sim 1.89\text{ V}$								
SID37	I _{DD32}	I ² C	WDT	–	2.5	–	μA	–
XRES								
SID307	I _{DD_XR}	XRES		–	2	5	mA	–

4.

ID							/	
SID48	F _{CPU}	CPU	DC	–	48		MHz	$1.71 \leq V_{DD} \leq 5.5$
SID49 ^[3]	T _{SLEEP}		–	0	–	μs		
SID50 ^[3]	T _{DEEPSLEEP}		–	35	–			

2.

GPIO
5. GPIO

ID							/
SID57	$V_{IH}^{[3]}$		$0.7 \times V_{DDD}$	-	-	V	CMOS
SID58	V_{IL}		-	-	$0.3 \times V_{DDD}$		CMOS
SID241	$V_{IH}^{[3]}$	LVTTL $V_{DDD} < 2.7 V$	$0.7 \times V_{DDD}$	-	-		-
SID242	V_{IL}	LVTTL $V_{DDD} < 2.7 V$	-	-	$0.3 \times V_{DDD}$		-
SID243	$V_{IH}^{[3]}$	LVTTL $V_{DDD} \geq 2.7 V$	2.0	-	-		-
SID244	V_{IL}	LVTTL $V_{DDD} \geq 2.7 V$	-	-	0.8		-
SID59	V_{OH}		$V_{DDD} - 0.6$	-	-	k Ω	$V_{DDD} = 3 V$ $I_{OH} = 4 mA$
SID60	V_{OH}		$V_{DDD} - 0.5$	-	-		$V_{DDD} = 1.8 V$ $I_{OH} = 1 mA$
SID61	V_{OL}		-	-	0.6		$V_{DDD} = 1.8 V$ $I_{OL} = 4 mA$
SID62	V_{OL}		-	-	0.6		$V_{DDD} = 3 V$ $I_{OL} = 10 mA$
SID62A	V_{OL}		-	-	0.4		$V_{DDD} = 3 V$ $I_{OL} = 3 mA$
SID63	R_{PULLUP}		3.5	5.6	8.5	nA	-
SID64	$R_{PULLDOWN}$		3.5	5.6	8.5		-
SID65	I_{IL}		-	-	2	pF	25 °C $V_{DDD} = 3.0 V$
SID66	C_{IN}		-	-	7		-
SID67 ^[4]	V_{HYSTTL}	LVTTL	25	40	-	mV	$V_{DDD} \geq 2.7 V$
SID68 ^[4]	$V_{HYSCMOS}$	CMOS	$0.05 \times V_{DDD}$	-	-		$V_{DD} < 4.5 V$
SID68A ^[4]	$V_{HYSCMOS5V5}$	CMOS	200	-	-		$V_{DD} < 4.5 V$
SID69 ^[4]	I_{DIODE}	V_{DD}/V_{SS}	-	-	100	μA	-
SID69A ^[4]	I_{TOT_GPIO}		-	-	200	mA	-

6. GPIO

ID							/
SID70	T_{RISEF}		2	-	12	ns	$3.3 V V_{DDD}$ $C_{load} = 25 pF$
SID71	T_{FALLF}		2	-	12		$V_{DDD} = 3.3 V$ $C_{load} = 25 pF$
SID72	T_{RISES}		10	-	60	-	$V_{DDD} = 3.3 V$ $C_{load} = 25 pF$
SID73	T_{FALLS}		10	-	60	-	$V_{DDD} = 3.3 V$ $C_{load} = 25 pF$

 3. V_{IH} $V_{DDD} + 0.2 V$

4.

SID74	F _{GPIOUT1}	GPIO 3.3 V ≤ V _{DDD} ≤ 5.5 V	F _{OUT}	-	-	33	90/10% Load = 25 pF
-------	----------------------	--	------------------	---	---	----	---------------------

MHz

XRES

9. CTBm

ID							/
	I_{DD}						
SID269	I_{DD_HI}	=	–	1100	1850	μA	–
SID270	I_{DD_MED}	=	–	550	950		–
SID271	I_{DD_LOW}	=	–	150	350		–
	G_{BW}	= 20 pF $V_{DDA} = 2.7 V$ 0.1 mA					
SID272	G_{BW_HI}	=	6	–	–	MHz	0.2 V ~ $V_{DDA}-0.2 V$
SID273	G_{BW_MED}	=	3	–	–		0.2 V ~ $V_{DDA}-0.2 V$
SID274	G_{BW_LO}	=	–	1	–		0.2 V ~ $V_{DDA}-0.2 V$
	I_{OUT_MAX}	$V_{DDA} = 2.7 V$ = 500 mV					
SID275	$I_{OUT_MAX_HI}$	=	10	–	–	mA	~ $V_{DDA}-0.5 V$ 0.5 V
SID276	$I_{OUT_MAX_MID}$	=	10	–	–		~ $V_{DDA}-0.5 V$ 0.5 V
SID277	$I_{OUT_MAX_LO}$	=	–	5	–		~ $V_{DDA}-0.5 V$ 0.5 V
	I_{OUT}	$V_{DDA} = 1.71 V$ = 500 mV					
SID278	$I_{OUT_MAX_HI}$	=	4	–	–	mA	~ $V_{DDA}-0.5 V$ 0.5 V
SID279	$I_{OUT_MAX_MID}$	=	4	–	–		~ $V_{DDA}-0.5 V$ 0.5 V
SID280	$I_{OUT_MAX_LO}$	=	–	2	–		~ $V_{DDA}-0.5 V$ 0.5 V
	I_{DD_Int}						
SID269_I	$I_{DD_HI_Int}$	=	–	1500	1700	μA	–
SID270_I	$I_{DD_MED_Int}$	=	–	700	900		–
SID271_I	$I_{DD_LOW_Int}$	=	–	–	–		–
	G_{BW}	$V_{DDA} = 2.7 V$	–	–	–	–	
SID272_I	$G_{BW_HI_Int}$	=	8	–	–	MHz	0.25 V ~ $V_{DDA}-0.25 V$

9. CTBm

ID							/
SID281	V_{IN}	$V_{DDA} = 2.7 V$	-0.05	-	$V_{DDA}-0.2$	V	-
SID282	V_{CM}	$V_{DDA} = 2.7 V$	-0.05	-	$V_{DDA}-0.2$		-
	V_{OUT}	$V_{DDA} = 2.7 V$					
SID283	V_{OUT_1}	= Iload = 10 mA	0.5	-	$V_{DDA}-0.5$	V	-
SID284	V_{OUT_2}	= Iload = 1 mA	0.2	-	$V_{DDA}-0.2$		-
SID285	V_{OUT_3}	= Iload = 1 mA	0.2	-	$V_{DDA}-0.2$		-
SID286	V_{OUT_4}	= Iload = 0.1 mA	0.2	-	$V_{DDA}-0.2$		-
SID288	V_{OS_TR}		-1.0	± 0.5	1.0	mV	0 V ~ $V_{DDA}-0.2 V$
SID288A	V_{OS_TR}		-	± 1	-		0 V ~ $V_{DDA}-0.2 V$
SID288B	V_{OS_TR}		-	± 2	-		0 V ~ $V_{DDA}-0.2 V$
SID290	$V_{OS_DR_TR}$		-10	± 3	10	$\mu V/C$	
SID290A	$V_{OS_DR_TR}$		-	± 10	-	$\mu V/C$	
SID290B	$V_{OS_DR_TR}$		-	± 10	-		
SID291	CMRR		70	80	-	dB	0 V ~ $V_{DDA}-0.2 V$ 0.2 V ~ $V_{DDA}-0.2 V$
SID292	PSRR	1 kHz 10 mV	70	85	-		$V_{DDD} = 3.6 V$ 0.2 V ~ $V_{DDA}-0.2 V$
SID294	VN2	= = 1 kHz	-	72	-	nV/rtHz	3
SID295	VN3	= = 10 kHz	-	28	-		0.2 V ~ $V_{DDA}-0.2 V$
SID296	VN4	= = 100 kHz	-	15	-		0.2 V ~ $V_{DDA}-0.2 V$
SID297	C_{LOAD}	50 pF	-	-	125	pF	-

9. CTBm

ID							/	
SID298	SLEW_RATE	Cl _{oad} = 50 pF V _{DDA} = 2.7 V	=	6	-	-	V/μs	-
SID299	T_OP_WAKE	RC		-	-	25	μs	-
SID299A	OL_GAIN			-	90	-	dB	
	COMP_MODE	T _{rise} = T _{fall}	50 mV					
SID300	TPD1		=	-	150	-	ns	0.2 V ~ V _{DDA} -0.2 V
SID301	TPD2		=	-	500	-		0.2 V ~ V _{DDA} -0.2 V
SID302	TPD3		=	-	2500	-		0.2 V ~ V _{DDA} -0.2 V
SID303	VHYST_OP			-	10	-	mV	-
SID304	WUP_CTB			-	-	25	μs	-
		2 1	GBW					
SID_DS_1	I _{DD_HI_M1}	1		-	1400	-	μA	25°C
SID_DS_2	I _{DD_MED_M1}	1		-	700	-		25°C
SID_DS_3	I _{DD_LOW_M1}	1		-	200	-		25°C
SID_DS_4	I _{DD_HI_M2}	2		-	120	-		25°C
SID_DS_5	I _{DD_MED_M2}	2		-	60	-		25°C
SID_DS_6	I _{DD_LOW_M2}	2		-	15	-		25°C

9. CTBm

ID							I
SID_DS_7	G _{BW_HI_M1}	1	-	4	-	MHz	20 pF ~ V _{DDA} -0.2 V 0.2 V
SID_DS_8	G _{BW_MED_M1}	1	-	2	-		20 pF ~ V _{DDA} -0.2 V 0.2 V
SID_DS_9	G _{BW_LOW_M1}	1	-	0.5	-		20 pF ~ V _{DDA} -0.2 V 0.2 V
SID_DS_10	G _{BW_HI_M2}	2	-	0.5	-		20 pF ~ V _{DDA} -0.2 V 0.2 V
SID_DS_11	G _{BW_MED_M2}	2	-	0.2	-		20 pF ~ V _{DDA} -0.2 V 0.2 V
SID_DS_12	G _{BW_LOW_M2}	2	-	0.1	-		20 pF ~ V _{DDA} -0.2 V 0.2 V
SID_DS_13	V _{OS_HI_M1}	1	-	5	-	mV	25°C V _{DDA} -0.2 V 0.2 V ~
SID_DS_14	V _{OS_MED_M1}	1	-	5	-		25°C V _{DDA} -0.2 V 0.2 V ~
SID_DS_15	V _{OS_LOW_M2}	1	-	5	-		25°C V _{DDA} -0.2 V 0.2 V ~
SID_DS_16	V _{OS_HI_M2}	2	-	5	-		25°C V _{DDA} -0.2 V 0.2 V ~
SID_DS_17	V _{OS_MED_M2}	2	-	5	-		25°C V _{DDA} -0.2 V 0.2 V ~
SID_DS_18	V _{OS_LOW_M2}	2	-	5	-		25°C V _{DDA} -0.2 V 0.2 V ~

9. CTBm

ID							I
SID_DS_19	I _{OUT_HI_M1}	1	-	10	-	mA	0.5 V ~ V _{DDA} -0.5 V
SID_DS_20	I _{OUT_MED_M1}	1	-	10	-		0.5 V ~ V _{DDA} -0.5 V
SID_DS_21	I _{OUT_LOW_M1}	1	-	4	-		0.5 V ~ V _{DDA} -0.5 V
SID_DS_22	I _{OUT_HI_M2}	2	-	1	-		
SID_DS_23	I _{OU_MED_M2}	2	-	1	-		
SID_DS_24	I _{OU_LOW_M2}	2	-	0.5	-		

10.

ID							I
SID84	V _{OFFSET1}		-	-	±10	mV	
SID85	V _{OFFSET2}		-	-	±4		
SID86	V _{HYST}		-	10	35		
SID87	V _{ICM1}		0	-	V _{DDD} - 0.1	V	1 2
SID247	V _{ICM2}		0	-	V _{DDD}		
SID247A	V _{ICM3}		0	-	V _{DDD} - 1.15		V _{DDD} ≥ 2.2 V -40 °C
SID88	C _{MRR}		50	-	-	dB	V _{DDD} ≥ 2.7 V
SID88A	C _{MRR}		42	-	-		V _{DDD} ≤ 2.7 V
SID89	I _{CMP1}		-	-	400	μA	
SID248	I _{CMP2}		-	-	100		
SID259	I _{CMP3}		-	-	6		V _{DDD} ≥ 2.2 V -40 °C
SID90	Z _{CMP}		35	-	-	MΩ	

12.

ID							I
SID93	TSENSACC		-5	±1	5	°C	-40 ~ +85 °C

13. SAR ADC

ID							I
SAR ADC							
SID94	A_RES		-	-	12		
SID95	A_CHNLS_S		-	-	8		8
SID96	A-CHNKS_D		-	-	4		I/O
SID97	A-MONO		-	-	-		
SID98	A_GAINERR		-	-	±0.1	%	
SID99	A_OFFSET		-	-	2	mV	1 V
SID100	A_ISAR		-	-	1	mA	
SID101	A_VINS		V _{SS}	-	V _{DDA}	V	
SID102	A_VIND		V _{SS}	-	V _{DDA}	V	
SID103	A_INRES		-	-	2.2	KΩ	
SID104	A_INCAP		-	-	10	pF	
SID260	VREFSAR	SAR	-	-	TBD	V	
SAR ADC							
SID106	A_PSRR		70	-	-	dB	
SID107	A_CMRR		66	-	-	dB	1 V
SID108	A_SAMP		-	-	1	Msps	
SID109	A_SNR	SINAD	65	-	-	dB	F _{IN} = 10 kHz
SID110	A_BW		-	-	A_samp/2	kHz	
SID111	A_INL	V _{DD} = 1.71 ~ 5.5 V 1 Msps	-1.7	-	2	LSB	V _{REF} = 1 V ~ V _{DD}
SID111A	A_INL	V _{DD} = 1.71 V ~ 3.6 V 1 Msps	-1.5	-	1.7	LSB	V _{REF} = 1.71 V ~ V _{DD}
SID111B	A_INL	V _{DD} = 1.71 V ~ 5.5 V 500 Ksps	-1.5	-	1.7	LSB	V _{REF} = 1 V ~ V _{DD}
SID112	A_DNL	V _{DD} = 1.71 V ~ 5.5 V 1 Msps	-1	-	2.2	LSB	V _{REF} = 1 V ~ V _{DD}
SID112A	A_DNL	V _{DD} = 1.71 V ~ 3.6 V 1 Msps	-1	-	2	LSB	V _{REF} = 1.71 V ~ V _{DD}
SID112B	A_DNL	V _{DD} = 1.71 V ~ 5.5 V 500 Ksps	-1	-	2.2	LSB	V _{REF} = 1 V ~ V _{DD}
SID113	A_THD		-	-	-65	dB	F _{in} = 10 kHz
SID261	Fsarintref	SAR	-	-	100	ksps	12

14. CSD IDAC

ID						I
SYS.PER#3	VDD_RIPPLE	10 MHz	-	-	±50	$V_{DD} > 2\text{ V}$ $T_A = 25\text{ °C}$ = 0.1 pF
SYS.PER#16	VDD_RIPPLE_1.8	10 MHz	-	-	±25	$V_{DD} > 1.75\text{ V}$ $T_A = 25\text{ °C}$ $C_P < 20\text{ pF}$ ≥ 0.4 pF
SID.CSD.BLK	ICSD		-	-	1700	IDAC
SID.CSD#15	VREF	CSD	0.6	1.2	$V_{DDA} - 0.6$	$V_{DDA} - 0.06$ 4.4
SID.CSD#15A	VREF_EXT	CSD	0.6		$V_{DDA} - 0.6$	$V_{DDA} - 0.06$ 4.4
SID.CSD#16	IDAC1IDD	IDAC1 7	-	-	1500	
SID.CSD#17	IDAC2IDD	IDAC2 7	-	-	1500	
SID308	VCSD		1.71	-	5.5	1.8 V ±5% 1.8 V ~ 5.5 V
SID308A	VCOMPIDAC	IDAC	0.6	-	$V_{DDA} - 0.6$	$V_{DDA} - 0.06$ 4.4
SID309	IDAC1DNL	DNL	-1	-	1	
SID310	IDAC1INL	INL	-3	-	3	
SID311	IDAC2DNL	DNL	-1	-	1	
SID312	IDAC2INL	INL	-3	-	3	
SID313	SNR		5	-	-	= 5 pF ~ 200 pF = 0.1 pF $V_{DDA} > 2\text{ V}$
SID314	IDAC1CRT1	IDAC1 7	4.2	-	5.2	LSB = 37.5 nA
SID314A	IDAC1CRT2	IDAC1 7	34	-	41	LSB = 300 nA
SID314B	IDAC1CRT3	IDAC1 7	275	-	330	LSB = 2.4 µA
SID314C	IDAC1CRT12	7 2X IDAC1	8	-	10.5	LSB = 37.5 nA 2X
SID314D	IDAC1CRT22	7 2X IDAC1	69	-	82	LSB = 300 nA 2X
SID314E	IDAC1CRT32	7 2X IDAC1	540	-	660	LSB = 2.4 nA 2X
SID315	IDAC2CRT1	IDAC2 7	4.2	-	5.2	LSB = 37.5 nA
SID315A	IDAC2CRT2	IDAC2 7	34	-	41	LSB = 300 nA
SID315B	IDAC2CRT3	IDAC2 7	275	-	330	LSB = 2.4 µA
SID315C	IDAC2CRT12	IDAC2 7 2X	8	-	10.5	LSB = 37.5 nA 2X

14. CSD IDAC

ID							/	
SID315D	IDAC2CRT22	2X	IDAC2	7	69	-	82	LSB = 300 nA 2X
SID315E	IDAC2CRT32	2X	IDAC2	7	540	-	660	LSB = 2.4 μA 2X
SID315F	IDAC3CRT13		IDAC	8	8	-	10.5	LSB = 37.5 nA
SID315G	IDAC3CRT23		IDAC	8	69	-	82	LSB = 300 nA
SID315H	IDAC3CRT33		IDAC	8	540	-	660	LSB = 2.4 μA
SID320	IDACOFFSET				-	-	1	
SID321	IDACGAIN				-	-	±10	
SID322	IDACMISMATCH1	IDAC1	IDAC2		-	-	9.2	LSB = 37.5 nA
SID322A	IDACMISMATCH2	IDAC1	IDAC2		-	-	4.6	LSB = 300 nA
SID322B	IDACMISMATCH3	IDAC1	IDAC2		-	-	2.3	LSB = 2.4 μA
SID323	IDACSET8	8	IDAC	0.5 LSB	-	-	10	
SID324	IDACSET7	7	IDAC	0.5 LSB	-	-	10	
SID325	CMOD				-	2.2	-	5 V NPO X7R

15. 10 CapSense ADC

ID							/	
SIDA94	A_RES				-	-	10	
SIDA95	A_CHNLS_S				-	-	16	AMUX
SIDA97	A-MONO				-	-	-	
SIDA98	A_GAINERR				-	-	TBD	%
SIDA99	A_OFFSET				-	-	TBD	mV
SIDA100	A_ISAR				-	-	TBD	mA
SIDA101	A_VINS				VSSA	-	VDDA	V
SIDA103	A_INRES				-	2.2	-	KΩ
SIDA104	A_INCAP				-	20	-	pF
SIDA106	A_PSRR				TBD	-	-	dB
SIDA107	A_TACQ				-	1	-	μs
SIDA108	A_CONV8		$F_{clk}/(2^{(N+2)})$	8 48 MHz	-	-	21.3	μs 44.8 ksps
SIDA108A	A_CONV10		$F_{clk}/(2^{(N+2)})$	10 48 MHz	-	-	85.3	μs 11.6 ksps
SIDA109	A_SND		SINAD		TBD	-	-	dB

15. 10 CapSense ADC

ID							/
SIDA110	A_BW		-	-	22.4	KHz	8
SIDA111	A_INL	1 ksps	-	-	2	LSB	VREF = 2.4 V
SIDA112	A_DNL	1 ksps	-	-	1	LSB	

/ / TCPWM

16. TCPWM

ID							/
SID.TCPWM.1	ITCPWM1	3 MHz	-	-	45	μA	TCPWM
SID.TCPWM.2	ITCPWM2	12 MHz	-	-	155		TCPWM
SID.TCPWM.2A	ITCPWM3	48 MHz	-	-	650		TCPWM
SID.TCPWM.3	TCPWM _{FREQ}		-	-	F _c	MHz	F _c max = CLK_SYS = 48 MHz
SID.TCPWM.4	TPWM _{ENEXT}		2/F _c	-	-	ns	[7]
SID.TCPWM.5	TPWM _{EXT}		2/F _c	-	-		CC
SID.TCPWM.5A	TC _{RES}		1/F _c	-	-		
SID.TCPWM.5B	PWM _{RES}	PWM	1/F _c	-	-		PWM
SID.TCPWM.5C	Q _{RES}		1/F _c	-	-		

²C

17. I²C [8]

ID							/
SID149	I _{I2C1}	100 KHz	-	-	50	μA	-
SID150	I _{I2C2}	400 KHz	-	-	135		-
SID151	I _{I2C3}	1 Mbps	-	-	310		-
SID152	I _{I2C4}		I ² C	-	-	1.4	

18. I²C [8]

ID							/
SID153	F _{I2C1}		-	-	1	MspS	-

7. Stop Start Reload Count Capture Kill
8.

19. SPI [9]

ID							/
SID163	ISPI1	1 Mbps	-	-	360	μA	-
SID164	ISPI2	4 Mbps	-	-	560		-
SID165	ISPI3	8 Mbps	-	-	600		-

20. SPI [9]

ID							/
SID166	FSPI	SPI	6X	-	-	8	MHz SID166
SPI							
SID167	TDMO	SClock	MOSI	-	-	15	-
SID168	TDSI	SClock	MISO	20	-	-	MISO
SID169	THMO		MOSI	0	-	-	
SPI							
SID170	TDMI	SClock	MOSI	40	-	-	-
SID171	TDSO	SClock	MISO	-	-	42 + 3*T _{cpu}	T _{CPU} = 1/F _{CPU}
SID171A	TDSO_EXT	Sclock	MISO	-	-	48	-
SID172	THSO		MISO	0	-	-	-
SID172A	TSELSSCK	SSEL	SCK	-	-	100	ns -

21. UART [9]

ID							/
SID160	I _{UART1}	100 Kbits/s	-	-	55	μA	-
SID161	I _{UART2}	1000 Kbits/s	-	-	312	μA	-

22. UART [9]

ID							/
SID162	F _{UART}		-	-	1	Mbps	-

23. LCD [9]

ID							/
SID154	I _{LCDLOW}		-	5	-	μA	16 × 4 Segment = 50 Hz
SID155	C _{LDCAP}	LCD Segment/Common	-	500	5000	pF	-
SID156	LCD _{OFFSET}		-	20	-	mV	-
SID157	I _{LCDOP1}	LCD Vbias = 5 V	-	2	-	mA	32 × 4 25 °C 50 Hz
SID158	I _{LCDOP2}	LCD Vbias = 3.3 V	-	2	-		32 × 4 25 °C 50 Hz

24. LCD [9]

ID							/
SID159	F _{LCD}	LCD	10	50	150	Hz	-

25.

ID							/
SID173	V _{PE}		1.71	–	5.5	V	–

26.

ID							/
SID174	T _{ROWWRITE} ^[10]		–	–	20	ms	= 128
SID175	T _{ROWERASE} ^[10]		–	–	13		–
SID176	T _{ROWPROGRAM} ^[10]		–	–	7		–
SID178	T _{BULKERASE} ^[10]	64 KB	–	–	35		–
SID180 ^[11]	T _{DEVPROG} ^[10]		–	–	7		–
SID181 ^[11]	F _{END}		100 K	–	–		–
SID182 ^[11]	F _{RET}	10 / T _A ≤ 55 °C	20	–	–		–
SID182A ^[11]	–	/ T _A ≤ 85 °C	10	–	–		–
SID256	TWS48	48 MHz	2	–	–		CPU
SID257	TWS24	24 MHz	1	–	–		CPU

POR
27. PRES

ID							/
SID.CLK#6	SR_POWER_UP		1	–	67	V/ms	
SID185 ^[11]	V _{RISEIPOR}		0.80	–	1.5	V	–
SID186 ^[11]	V _{FALLIPOR}		0.70	–	1.4		–

28. V_{CCD} BOD

ID							/
SID190 ^[11]	V _{FALLPPOR}	BOD	1.48	–	1.62	V	–
SID192 ^[11]	V _{FALLDPSLP}	BOD	1.11	–	1.5		–

10. 20

XRES CPU

11.

SWD
29. SWD

ID								/
SID213	F_SWDCCLK1	$3.3\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	-	-	14	MHz		SWDCCLK \leq CPU 1/3
SID214	F_SWDCCLK2	$1.71\text{ V} \leq V_{DD} \leq 3.3\text{ V}$	-	-	7			SWDCCLK \leq CPU 1/3
SID215 ^[12]	T_SWDI_SETUP	$T = 1/f\text{ SWDCCLK}$	0.25*T	-	-	ns		-
SID216 ^[12]	T_SWDI_HOLD	$T = 1/f\text{ SWDCCLK}$	0.25*T	-	-			-
SID217 ^[12]	T_SWDO_VALID	$T = 1/f\text{ SWDCCLK}$	-	-	0.5*T			-
SID217A ^[12]	T_SWDO_HOLD	$T = 1/f\text{ SWDCCLK}$	1	-	-			-

30. IMO

ID								/
SID218	I _{IMO1}	48 MHz	IMO	-	-	250	μA	-
SID219	I _{IMO2}	24 MHz	IMO	-	-	180	μA	-

31. IMO

ID								/
SID223	F _{IMOTOL1}	24 32 48 MHz	-	-	±2		%	
SID226	T _{STARTIMO}	IMO	-	-	7		μs	-
SID228	T _{JITRMSIMO2}	24 MHz	-	145	-		ps	-

32. ILO

ID								/
SID231 ^[12]	I _{ILO1}	ILO	-	0.3	1.05		μA	-

33. ILO

ID								/
SID234 ^[12]	T _{STARTILO1}	ILO	-	-	2		ms	-
SID236 ^[12]	T _{ILODUTY}	ILO	40	50	60		%	-
SID237	F _{ILOTRIM1}	ILO	20	40	80		kHz	-

34. WCO

ID							/
SID398	FWCO		–	32.768	–	kHz	
SID399	FTOL		–	50	250	ppm	20 ppm
SID400	ESR		–	50	–	kΩ	
SID401	PD		–	–	1	μW	
SID402	TSTART		–	–	500	ms	
SID403	CL		6	–	12.5	pF	
SID404	C0		–	1.35	–	pF	
SID405	IWCO1		–	–	8	uA	
SID406	IWCO2		–	–	1	uA	

35.

ID							/
SID305 ^[13]	ExtClkFreq		0	–	48	MHz	–
SID306 ^[13]	ExtClkDuty	V _{DD} /2	45	–	55	%	–

36.

ID							/
SID262 ^[13]	T _{CLKSWITCH}		3	–	4		–

37. PRGIO

ID							/
SID252	PRG_BYPASS	PRGIO	–	–	1.6	ns	PRGIO Smart I/O

13.


PSoC 4100S

	MPN																
		CPU	MHZ	KB	SRAM KB	CTBm	CSD	12 SAR ADC	ADC	TCPWM	SCB	I/O I/O	GPIO	35-WLCSP	32-QFN	40-QFN	48-TQFP
4124	CY8C4124FNI-S403	24	16	4	2	0	0	-	2	5	2	8	31	X	-	-	-
	CY8C4124FNI-S413	24	16	4	2	1	0	-	2	5	2	16	31	X	-	-	-
	CY8C4124LQI-S412	24	16	4	2	1	0	-	2	5	2	16	27	-	X	-	-
	CY8C4124LQI-S413	24	16	4	2	1	0	-	2	5	2	16	34	-	-	X	-
	CY8C4124AZI-S413	24	16	4	2	1	0	-	2	5	2	16	36	-	-	-	X
	CY8C4124FNI-S433	24	16	4	2	1	1	806 ksps	2	5	2	16	31	X	-	-	-
	CY8C4124LQI-S432	24	16	4	2	1	1	806 ksps	2	5	2	16	27	-	X	-	-
	CY8C4124LQI-S433	24	16	4	2	1	1	806 ksps	2	5	2	16	34	-	-	X	-
	CY8C4124AZI-S433	24	16	4	2	1	1	806 ksps	2	5	2	16	36	-	-	-	X
4125	CY8C4125FNI-S423	24	32	4	2	0	1	806 ksps	2	5	2	16	31	X	-	-	-
	CY8C4125LQI-S422	24	32	4	2	0	1	806 ksps	2	5	2	16	27	-	X	-	-
	CY8C4125LQI-S423	24	32	4	2	0	1	806 ksps	2	5	2	16	34	-	-	X	-
	CY8C4125AZI-S423	24	32	4	2	0	1	806 ksps	2	5	2	16	36	-	-	-	X
	CY8C4125FNI-S413	24	32	4	2	1	0	-	2	5	2	16	31	X	-	-	-
	CY8C4125LQI-S412	24	32	4	2	1	0	-	2	5	2	16	27	-	X	-	-
	CY8C4125LQI-S413	24	32	4	2	1	0	-	2	5	2	16	34	-	-	X	-
	CY8C4125AZI-S413	24	32	4	2	1	0	-	2	5	2	16	36	-	-	-	X
	CY8C4125FNI-S433	24	32	4	2	1	1	806 ksps	2	5	2	16	31	X	-	-	-
	CY8C4125LQI-S432	24	32	4	2	1	1	806 ksps	2	5	2	16	27	-	X	-	-
	CY8C4125LQI-S433	24	32	4	2	1	1	806 ksps	2	5	2	16	34	-	-	X	-
CY8C4125AZI-S433	24	32	4	2	1	1	806 ksps	2	5	2	16	36	-	-	-	X	
4146	CY8C4146FNI-S423	48	64	8	2	0	1	1 Msps	2	5	3	16	31	X	-	-	-
	CY8C4146LQI-S422	48	64	8	2	0	1	1 Msps	2	5	3	16	27	-	X	-	-
	CY8C4146LQI-S423	48	64	8	2	0	1	1 Msps	2	5	3	16	34	-	-	X	-
	CY8C4146AZI-S423	48	64	8	2	0	1	1 Msps	2	5	3	16	36	-	-	-	X
	CY8C4146FNI-S433	48	64	8	2	1	1	1 Msps	2	5	3	16	31	X	-	-	-
	CY8C4146LQI-S432	48	64	8	2	1	1	1 Msps	2	5	3	16	27	-	X	-	-
	CY8C4146LQI-S433	48	64	8	2	1	1	1 Msps	2	5	3	16	34	-	-	X	-
CY8C4146AZI-S433	48	64	8	2	1	1	1 Msps	2	5	3	16	36	-	-	-	X	

CY8C			
4		4	PSoC 4
A		0	4000
B	CPU	2	24 MHz
		4	48 MHz
C		4	16 KB
		5	32 KB
		6	64 KB
		7	128 KB
DE		AX	TQFP 0.8 mm
		AZ	TQFP 0.5 mm
		LQ	QFN
		PV	SSOP
		FN	CSP
F		I	
S		N/A	PSoC 4A PSoC 4A-S2
		M	PSoC 4A-M
		L	PSoC 4A-L
		BL	PSoC 4A-BLE
XYZ		000-999	

Example

- 4: PSoC 4
- 1: 4100 Family
- 4: 48 MHz
- 5: 32 KB
- AZ: TQFP
- I: Industrial



PSoC 4100S 48 TQFP 40 QFN 32 QFN 35 WLCSP

38.

ID#					DWG
BID20	48	TQFP	7 × 7 × 1.4 mm	0.5 mm	51-85135
BID27	40	QFN	6 × 6 × 0.6 mm	0.4 mm	001-80659
BID34A	32	QFN	5 X 5 X 0.6 mm	0.45mm	001-42168
BID34D	35 WLCSP		TBD		TBD

39.

TA				-40	25	85	°C
TJ				-40	-	100	°C
TJA	θ_{JA}	48	TQFP	-	TBD	-	°C/Watt
TJC	θ_{JC}	48	TQFP	-	TBD	-	°C/Watt
TJA	θ_{JA}	40	QFN	-	TBD	-	°C/Watt
TJC	θ_{JC}	40	QFN	-	TBD	-	°C/Watt
TJA	θ_{JA}	32	QFN	-	TBD	-	°C/Watt
TJC	θ_{JC}	32	QFN	-	TBD	-	°C/Watt
TJA	θ_{JA}	35	WLCSP	-	TBD	-	°C/Watt
TJC	θ_{JC}	35	WLCSP	-	TBD	-	°C/Watt


40.

	260 °C	30


41. MSL IPC/JEDEC J-STD-020

	MSL
	MSL 3

6. 48 TQFP




DIMENSIONS ARE IN MILLIMETERS




51-85135 °C

7. 40 QFN


TOP VIEW




SIDE VIEW



BOTTOM VIEW






NOTES:


1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. REFERENCE JEDEC # MO-248
3. PACKAGE WEIGHT: 68 ±2 mg
4. ALL DIMENSIONS ARE IN MILLIMETERS

001-80659 *A

8. 32 QFN



NOTES:

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. BASED ON REF JEDEC # MO-248
3. PACKAGE WEIGHT: 0.0388g
4. DIMENSIONS ARE IN MILLIMETERS

001-42168 *E

9. 35 WLCSP

42.

abus	
ADC	
AG	
AHB	AMBA ARM
ALU	
AMUXBUS	
API	
APSR	
ARM [®]	RISC CPU
ATM	Thump
BW	
CAN	
CMRR	
CPU	
CRC	
DAC	IDAC VDAC
DFB	
DIO	/ GPIO GPIO
DMIPS	Dhrystone
DMA	TD
DNL	INL
DNU	
DR	
DSI	
DWT	
ECC	
ECO	
EEPROM	
EMI	
EMIF	
EOC	
EOF	
EPSR	
ESD	
ETM	
FIR	IIR

42.

FPB	
FS	
GPIO	/ PSoC
HVI	LVI LVD
IC	
IDAC	DAC DAC VDAC
IDE	
I ² C IIC	
IIR	FIR
ILO	IMO
IMO	ILO
INL	DNL
I/O	/ USBIO GPIO DIO SIO
IPOR	
IPSR	
IRQ	
ITM	
LCD	
LIN	
LR	
LUT	
LVD	LVI
LVI	HVI
LVTTL	-
MAC	
MCU	
MISO	
NC	
NMI	
NRZ	
NVIC	
NVL	WOL
opamp	
PAL	PLD
PC	
PCB	
PGA	
PHUB	

42.

PHY	
PICU	
PLA	
PLD	PAL
PLL	
PMDD	
POR	
PRES	
PRS	
PS	
PSoC®	
PSRR	
PWM	
RAM	
RISC	
RMS	
RTC	
RTL	
RTR	
RX	
SAR	
SC/CT	/
SCL	I ² C
SDA	I ² C
S/H	
SINAD	
SIO	GPIO / GPIO
SOC	
SOF	
SPI	
SR	
SRAM	
SRES	
SWD	
SWV	
TD	DMA
THD	
TIA	
TRM	

42.

TTL	-
TX	
UART	
UDB	
USB	
USBIO	USB / USB PSoC
VDAC	DAC IDAC
WDT	
WOL	NVL
WRES	
XRES	I/O
XTAL	

43.

°C	
dB	
fF	
Hz	
KB	1024
kbps	
Khr	
kHz	
kΩ	
ksps	
LSB	
Mbps	
MHz	
MΩ	
Msps	
μA	
μF	
μH	
μs	
μV	
μW	
mA	
ms	
mV	
nA	
ns	
nV	
Ω	
pF	
ppm	
ps	
s	
sps	
sqrtHz	
V	

PSoC [®] 4 PSoC 4100S 002-10662				PSoC	
	ECN				
**	5094010	SCHC	02/03/2016	Rev**	002-00122 Rev*C

KO ^ Ä @ ä é x ¼ # » Ÿ

~*3KO ^ ¼ Ä I Ä Ñ _ 1

C< ž ù ß œ (§ 9 0 Z+a Í » 4 Ä @ ä é x] ó Ä ^ 2 v > ~ ¼ 4 y K 0 v 4 ô @ , ' ~ * 3 W 5 • 5 Ä ? ± # ® ' / ë Ø 0 F , ' Í » 4 È B ' Ä i L

C< ž ù

x ñ

"-E-4x x ñ

cypress.com/go/automotive

& J I > 5 C ä ~

cypress.com/go/clocks

Ö

cypress.com/go/interface

' — > + e \$ Ä x f

cypress.com/go/powerpsoc

^ Ø ~

cypress.com/go/memory

PSoC

cypress.com/go/psoc

@ " O Ä x ñ

cypress.com/go/touch

USB x f ~

cypress.com/go/USB

4i / 4NÄ

cypress.com/go/wireless

PSoC® @ ä é x

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

C< ž ù ß 0 65/n j

/n j | Ä ê < | Š Ò | ? ö N Ä) Ä Y

° _ _ 1

cypress.com/go/support

© C< ž ù ß z , f œ (È 2015-2016 Ä I " 4 p 5 [' Ÿ 7- J L j & \$ i È ... = > | F J . Ä L " C< ž ù ß x ñ µ | , + e D F È C< ž ù ß z , f œ (=) + ... ! + e D , ' + X ~ ö + ... C S + Ä • = J i ž C Y F ! s Y > / j F Ç j , ' é ? , , + ... Ä è Ä L " M Ž > C< ž ù ß 1 @ Ä Ö > . ž , ' - M ' • Ä P È V I C< ž ù ß = Ä ñ x ñ 7- O + X ¼ F F 2 + X ¼ k + Ç Ä + O - _ 1 Ä • + O Ä £ K ^ x f F ' ' Ä + X N ¶ Ä I " F È) ¼ 7- + O F E œ 2 h ¼ u L I !) + X g F P @ U G ý T ä , ' + O - _ 1 3 + 5 È C< ž ù ß = , s 6 i x ñ + X C E I " 2 < 3 + 5 , ' £ K ^ 4 ö & Ä 9 6 C< ž ù ß x ñ + X ¼ + O - _ 1 3 + 5] È l > / j f F P v 6 ~ ö ! " 2 < ~ + X 6 < 8 \$, ' p 9 N p L T M È ! : ž C< ž ù ß } ¼ ! " 6 < ~ + ... 7 x Ä

p 9 \$ Ä . 1 Ä E Y & ¼ / F * & Ä w , C< ž ù ß z , f œ (Ä C< ž ù ß Ä p 9 È ! ~ * 3 C Y # ? ö Ä 5 ¼ - ¼ 5 ¼ - F , ' C Y # ? ö Ä Ä 5 ¼ - (x s # ú - L u ' 4 Ö ? ö È , ' Ö ¼ 4 Ö • Ä C< ž ù ß ž I " A 9 ç Ä è 6 5 , F 2 + X ¼ Z è , Ä M Ž) • W Ä = E œ Ä U , Ä è È + X = f Ä ~ + X Ä i Ä K * C< ž ù ß \$ Ä . 1 , # n + O C E ñ Ä 5 F B C< ž ù ß \$ Ä . 1 ¼ # n + O C E ñ È ! D ! , ' 7- _ K * 8 È y E Y & ¼ / F * & È - Ç) ! " 2 < \$ Ä . 1 F > | + ... = f Ä i Ä E œ ' Ä 5 F B F % D

} C S > Ö C< ž ù ß = J ,) ! " € È È + ... 2 < « » , ' > / j F Ç j Ä ñ È 5 Ä v = L € ¼ Ä j ,) (È + X F D , F 2 K 0 W ¼ F 2 + X W , ' Ç j Ä ñ Ä C< ž ù ß Y Ä C< ž ù ß =) ! " 4 p F { + ... x ñ F + e D , ' Ä + X F ~ + X ~ ö + ... C S + Ä } ¼ + O u L I Ä 5 F E œ 2 h Ä F a x 7- J) + X g F P @ U G ý T ä , ' £ K ^ 4 ö & Ä 9 6 C< ž ù ß x ñ + X ¼ + O - _ 1 3 + 5] È l > / j f F P v 6 ~ ö ! " 2 < ~ + X 6 < 8 \$, ' p 9 N p L T M È ! : ž C< ž ù ß } ¼ ! " 6 < ~ + ... 7 x Ä

+ % X = Š * F J , ' ö ä ;) ! " 4 p F € È F > | \$ i , ' s + O - _ 1 3 + 5 È C< ž ù ß = , s 6 i x ñ + X C E I " 2 < 3 + 5 ... 7 x Ä